搜索资源列表
LMS_filter
- verilog HDL 写的LMS滤波器-LMS filter using verilog HDL language
Verilog-SRAM
- 用verilog hdl语言编写的fpga与片外sram 的读写控制-With the verilog hdl language fpga sram chip with read and write control
spi_verilog
- SPI协议Verilog HDL程序,内含testbench 文件
Verilog
- FPGA经典例子,可以让大家更好的学习Verilog HDL-Classic example of FPGA, allowing you to better learn Verilog HDL
Mars_EP1C6F_Fundermental_demo(Verilog)
- FPGA开发板配套Verilog HDL代码。芯片为Mars EP1C6F。是基础实验的源码。包括加法器、减法器、乘法器、多路选择器等。-FPGA development board supporting Verilog HDL code. Chips for the Mars EP1C6F. Are the basic source experiment. Including the adder, subtraction, and multiplier, such as MUX.
HuaweiFPGAdesignflowguide
- 华为内部的FPGA设计培训教程,详细阐述了设计流程图、Verilog HDL设计、逻辑仿真、逻辑综合。对大家的学习一定有帮助的。-Huawei within the FPGA design training tutorial, a detailed flow chart of the design, Verilog HDL design, logic simulation, logic synthesis. Study of the U.S. must have help.
MQdecoder
- Verilog HDL 实现的JPEG200的MQ解码-JPEG2000 MQ DECODER BASED ON FPGA, Verilog HDL
IIC_Verilog
- FPGA Verilog HDL模拟IIC通讯接口-FPGA Verilog HDL IIC Interface
FPGA
- VHDL、Verilog HDL语言,是华为公司的技术指导书,希望对你有所帮助-VHDL、Verilog HDL
usartverilogydm
- verilog hdl在FPGA设计中广泛应用,好的程序代码是学习verilog的好帮手-verilog hdl widely used in the FPGA design, a good code is a good helper to learn verilog
Verilog-DRAM
- fpga(veriloh hdl)编写的SDRAM程序说明 -fpga(veriloh hdl)SDRAM
Verilog-HDL
- 《北航常晓明Verilog应用》一书的pdf完整版,是学习Verilog的好书-" Beihang Chang Xiaoming Verilog Applications" pdf full version of the book is a good book to learn Verilog
uart_rx
- Tcode is in VERILOG HDL (Hardware descr iption language) code is of UART (universal asynchronous receiver&transmitter) receiver . its objective is to accept serial data from port of computer and allow it to come in a FPGA-Tcode is in VERILOG HDL
seven_seg_decoder
- ITS A verilog HDL code for seven segment display .. on different FPGA there are seven segment displays available .. any number from 0 to 9 can be displayed on it .. using this decoder a BCD input is required .. that would be decoded to seven segment
uart1
- RS232(UART)串口传输,通过了FPGA验证功能正确-UART RS232 verilog HDL FPGA xilinx
三角函数的Verilog HDL语言实现
- 以Actel FPGA作为控制核心,通过自然采样法比较1个三角载波和3个相位差为1 200的正弦波,利用Verilog HDL语言实现死区时间可调的SPWM全数字算法,并在Fushion StartKit开发板上实现SPWM全数字算法。(With Actel FPGA as the control core, between 1 and 3 triangular carrier phase difference of 1200 sine wave by natural sampling, rea
Verilog HDL Practice
- FPGA Verilog HDL程序设计练习进阶,实用的FPGA学习资料。(Practicing of FPGA Verilog HDLprogramming)
Verilog HDL logic programming
- FPGA常用逻辑的Verilog HDL语言实现,实用的FPGA开发参考资料。(Verilog HDL programming methods of common FPGA logic)
VERILOG HDL快速入门 (中文)
- 《Verilog HDL入门(第3版)》从语言特点和建模应用两个方面出发,对Verilog语言的基本概念进行了全面深入的讲解,为每一种语言结构提供了大量的例子,并且举例说明了如何使用多种语言结构来构造硬件模型。(Verilog HDL Introduction (Third Edition) "starting from the two aspects of language features and modeling application, the basic concept of